Efficient BDD Encodings for Partial Order Constraints with Application to Expert Systems in Software Verification

نویسندگان

  • Masahito Kurihara
  • Hisashi Kondo
چکیده

We introduce a class of computational problems called the partial order constraint satisfaction problems (POCSPs) and present three methods for encoding them as binary decision diagrams (BDDs). The first method, which simply augments domain constraints with the transitivity and asymmetry for partial orders, is improved by the second method, which introduces the notion of domain variables to reduce the number of Boolean variables. The third method turns out to be most useful for monotonic domain constraints, because it requires no explicit encoding for the transitivity. We show how those methods are successfully applied to expert systems in a software verification domain.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Combining Software and Hardware Verification Techniques

Combining verification methods developed separately for software and hardware is motivated by the industry’s need for a technology that would make formal verification of realistic software/hardware co-designs practical. We focus on techniques that have proved successful in each of the two domains: BDD-based symbolic model checking for hardware verification and partial order reduction for the ve...

متن کامل

On Partial Order Semantics for SAT/SMT-Based Symbolic Encodings of Weak Memory Concurrency

Concurrent systems are notoriously difficult to analyze, and technological advances such as weak memory architectures greatly compound this problem. This has renewed interest in partial order semantics as a theoretical foundation for formal verification techniques. Among these, symbolic techniques have been shown to be particularly effective at finding concurrency-related bugs because they can ...

متن کامل

Practical Challenges for Industrial Formal Verification Tools

Formal verification of digital systems, from ASICs to HW/SW codesign-a pragmatic approach p. 3 The industrial success of verification tools based on Stalmarck's method p. 7 Formal verification-application and case studies p. 11 Automatic abstraction techniques for propositional mu-calculus model checking p. 12 A compositional rule for hardware design refinement p. 24 Module checking revisited p...

متن کامل

Modular Schemes for Constructing Equivalent Boolean Encodings of Cardinality Constraints and Application to Error Diagnosis in Formal Verification of Pipelined Microprocessors

We present a novel method for generating a wide range of equivalent Boolean encodings of cardinality, while in contrast all previous Boolean encodings of cardinality have only one form. Experiments for applying this method to automated error diagnosis in formal verification of buggy variants of a complex reconfigurable VLIW processor indicate speedup of up to two orders of magnitude, relative t...

متن کامل

Learning to Order BDD Variables in Verification

The size and complexity of software and hardware systems have significantly increased in the past years. As a result, it is harder to guarantee their correct behavior. One of the most successful methods for automated verification of finite-state systems is model checking. Most of the current model-checking systems use binary decision diagrams (BDDs) for the representation of the tested model an...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2004